Site menu
Statistics
Login form
Guest |
Lecture Series 1Electronics - Digital Systems Design Lecture Series on Digital Systems Design
by Prof.D.Roychoudhury, Department of Computer Science and Engineering,IIT Kharagpur.
Lecture - 1 Introduction to Digital Systems Design Lecture - 2 Introduction Lecture - 3 Digital Logic - I Lecture - 4 Digital Logic - II Lecture - 5 Digital Logic - III
Lecture - 6 Boolean Algebra
Lecture - 7 Boolean Algebra
Lecture - 8 Boolean Function Minimization
Lecture - 9 Boolean Function Minimization
Lecture - 10 Boolean Function Minimization
Lecture - 11 Hazzard Covers by K - Map
Lecture - 12 Combinational Circuit Design
Lecture - 13 Design of ADDER Circuits
Lecture - 14 Design of Subtractor Circuits
Lecture - 15 Digital of Common Digital Elements
Lecture - 16 Design of Complex Combinational Circuits
Lecture - 17 Design of Combinational Circuits
Lecture - 18 Combinational Logic Problem Design
Lecture - 19 Combinational Logic Design
Lecture - 20 Logic Design with PLA
Lecture - 21 Synchronous Sequential Circuit Design
Lecture - 22 Design of Sequential Modules
Lecture - 23 Design of Registers and Counter
Lecture - 24 Finite State Machine Design
Lecture - 25 Finite State Machine Design and Optimization
Lecture - 26 Programmable Logic Devices
Lecture - 27 Programmable Logic Devices
Lecture - 28 Programmable Logic Devices
Lecture - 29 Design of Arithmetic Circuits
Lecture - 30 Design of Arithmetic Circuits
Lecture - 31 Design of Memory Circuits
Lecture - 32 Algorithmic State Machines Chart
Lecture - 33 Design of Computer Instruction Set and the CPU
Lecture - 34 Design of Computer Instruction Set and the CPU
Lecture - 35 Design of Computer Instruction Set and the CPU
Lecture - 36 Design of Computer Instruction Set and the CPU
Lecture - 37 Design of Computer Instruction Set and the CPU
Lecture - 38 Design of Computer Instruction Set and the CPU
Lecture - 39 Design of a Micro Programmed CPU
Lecture - 40 Digital System Design Current State of the Art
|
Search
Calendar
|
||||||||||||||||||||||||||||||||||||||||||||||